

JEDEC STANDARD

**DDR5 Clocked Small Outline Dual
Inline Memory Module with 4-bit ECC
(EC4 CSODIMM) Raw Card D Annex**

JESD324-W4-RCD
Version 1.00

November 2024

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to www.jedec.org under Standards and Documents for alternative contact information.

Published by
©JEDEC Solid State Technology Association 2024
3103 10th Street North
Suite 240S
Arlington, VA 22201

JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Contact JEDEC

Printed in the U.S.A.
All rights reserved

DO NOT VIOLATE
THE
LAW!

This document is copyrighted by JEDEC and may not be
reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association
3103 10th Street North
Suite 240S
Arlington, VA 22201
<https://www.jedec.org/contact>

This page intentionally left blank

DDR5 Clocked Small Outline Dual Inline Memory Module with 4-bit ECC (EC4 CSODIMM) Raw Card D Annex

Contents

	Page
1 Scope	1
2 DDR5 CSODIMM Design File	1
3 Module Configuration	1
4 SDRAM Configuration	2
5 Supported Speeds	2
6 Design Deviations	2
7 General Layout	3
8 Functional Block Diagram	4
9 Sideband Bus Routing	6
10 Pre Clock Net Structure	7
11 Post Clock Net Structure	8
12 Data Net Structure – DQ, CB, DQS_t, DQS_c, DM_n	9
13 Address and Command Net Structure Routing	10
14 Control Net Structure Routing	11
15 DIMM Impedance Profile	12
16 ALERT_n and RESET_n Net Structure Routing	13
17 Electrically Induced Physical Damage (EIPD) Protection	14
18 DIMM PMIC Configuration	15
19 DIMM PMIC Power Up and Power Down Sequencing and Soft Stop Time	15
20 Function Control Word Programming	16
21 Cross Section Recommendations	17

DDR5 Clocked Small Outline Dual Inline Memory Module with 4-bit ECC (EC4 CSODIMM) Raw Card D Annex

Contents (cont'd)

List of Tables

	Page
Table 1 — DDR5 CSODIMM Design File	1
Table 2 — Module Configuration	1
Table 3 — SDRAM Configuration	2
Table 4 — Supported Speeds	2
Table 5 — Trace Lengths for Host and Local Signals	6
Table 6 — Trace Lengths for Clock Net Structures	7
Table 7 — Trace Lengths for Clock to SDRAM Load Net Structures	8
Table 8 — Trace Lengths for DQ[31:00]_A, CB[03:00]_A, DQS[04:00]_t_A, DQS[04:00]_c_A, DM[03:00]_N_A, DQ[31:00]_B, CB[03:00]_B, DQS[04:00]_t_B, DQS[04:00]_c_B, DM[03:00]_N_B	9
Table 9 — Trace Lengths for Address and Command Net Structures	10
Table 10 — Trace Lengths for Control Net Structures	11
Table 11 — Voltage Operating Conditions	12
Table 12 — Trace Lengths for ALERT_n and RESET_n	13
Table 13 — RC-D0 VR Settings	15
Table 14 — RC D0 – SPD Programming	16
Table 15 — PCB Fabrication Table	17

List of Figures

	Page
Figure 1 — General Layout	3
Figure 2 — X72 DIMM, Populated as One Package Ranks of x8 DDR5 SDRAMs (Part 1 of 3)	4
Figure 3 — X72 DIMM, Populated as One Package Ranks of x8 DDR5 SDRAMs (Part 2 of 3)	5
Figure 4 — X72 DIMM, Populated as One Package Ranks of x8 DDR5 SDRAMs (Part 3 of 3)	6
Figure 5 — Net Structure Routing for Clock to CKD - DCK[1:0]_[B:A]_t/c	7
Figure 6 — Net Structure Routing for Clock to SDRAM Loads - QCK0_[B:A]_t/c	8
Figure 7 — Net Structure Routing for DQ, CB, DQS_t, DQS_c, DM_n	9
Figure 8 — Net Structure Routing for CA[12:00]_[B:A]	10
Figure 9 — Net Structure Routing for CS00_[B:A]_n	11
Figure 10 — DIMM Impedance Profile	12
Figure 11 — Net Structure Routing for ALERT_n and RESET_n	13
Figure 12 — Electrically Induced Physical Damage (EIPD) Protection	14
Figure 13 — DIMM PMIC Configuration	15

DDR5 Clocked Small Outline Dual Inline Memory Module with 4-bit ECC (EC4 CSODIMM) Raw Card D Annex

(From JEDEC Board Ballot number JCB-24-38, formulated under the cognizance of the JC-45.3 Subcommittee on Unbuffered DRAM Modules, item 2296.03).

1 Scope

This standard, JESD324-W4-RCD, "DDR5 Clocked Small Outline Dual Inline Memory Module with 4-bit ECC (EC4 CSODIMM) Raw Card D Annex" defines the design detail of x8, 1 Package Ranks DDR5 CSODIMM with Clock Driver. The common feature of DDR5 CSODIMM such as the connector pinout can be found in the JESD324, DDR5 Clocked Small Outline Dual Inline Memory Module (CSODIMM) Common Specification.

2 DDR5 CSODIMM Design File

Table 1 — DDR5 CSODIMM Design File

Raw Card	Applicable Design File	Applicable BOM
D0	PC5-CSODIMM_RC_D0_R100_20240929.brd	PC5-CSODIMM_RC_D0_R100_20240929_BOM.xlsx
NOTE 1 "Reference" design file updates will be released as needed. This DIMM specification will reflect the most recent design files, but may also be updated to reflect clarifications to the specification only. In these cases the design files will not be updated.		

3 Module Configuration

Table 2 — Module Configuration

SDRAM			DIMM					
Die Density	Organization	Pkg Type	Maximum Capacity	Organization	# of SRDA M Die on DIMM	# of Package Ranks	# of Address signals Row / Col	MO-337 Variation
16 Gb	2G x 8	SDP	16GB	2G x 72	10	1	16 / 10	Axxx
24 Gb	3G x 8	SDP	24GB	3G x 72	10	1	17 / 10	Axxx
32 Gb	4G x8	SDP	32GB	4G x 72	10	1	17 / 10	Axxx

4 SDRAM Configuration

Table 3 — SDRAM Configuration

Raw Card	Supported DRAM Outline (Width x Length) max.(mm)	# of Bank groups/ Banks in a Group	SDRAM Package Type	Package Type	MO-210 Variation
D0	10.1 x 11.8	8/4	82 Ball FBGA	SDP	AN
NOTE 1 SDP is a single die per package.					
NOTE 2 MO-210 variation AL is 78-ball FBGA is also acceptable for placement.					

5 Supported Speeds

Table 4 — Supported Speeds

Raw Card	Speed	PC5-4400	PC5-4800	PC5-5600	PC5-6400	PC5-7200	PC5-8000	PC5-8800	Notes
D0	DDR5	Y	Y	Y	Y				1,2
1. X reflects speed grades approved from previous ballots									
2. Y denotes speed grades newly supported									

6 Design Deviations

None.

7 General Layout




Figure 1 — General Layout

8 Functional Block Diagram




Figure 2 — X72 DIMM, Populated as One Package Ranks of x8 DDR5 SDRAMs (Part 1 of 3)

8 Functional Block Diagram (cont'd)




Figure 3 — X72 DIMM, Populated as One Package Ranks of x8 DDR5 SDRAMs (Part 2 of 3)

8 Functional Block Diagram (cont'd)




Figure 4 — X72 DIMM, Populated as One Package Ranks of x8 DDR5 SDRAMs (Part 3 of 3)

9 Sideband Bus Routing

Table 5 — Trace Lengths for Host and Local Signals

Raw Card	Signal	Total Etch Length (mm)
D0	HSCL (Gold Finger to Hub)	49.6
	HSdA (Gold Finger to Hub)	48.6
	HSA (Gold Finger to Hub)	45.8
	LSCL (Hub to PMIC)	21.0
	LSDA (Hub to PMIC)	22.0
	LSCL (Hub to CKD)	9.1
	LSDA (Hub to CKD)	6.4
NOTE 1 No via travel or compensation included		

10 Pre Clock Net Structure




Figure 5 — Net Structure Routing for Clock to CKD - $DCK[1:0]_{[B:A]}_t/c$

Table 6 — Trace Lengths for Clock Net Structures

Raw Card	Signal	TL0 (MS)	Via1	TL1 (SL)	Via2	TL2 (MS)	Compensated Length CKD
D0	DCK0_A_t, DCK0_A_c	3.2	0.15	12.3	0.15	0.5	16.0
	DCK0_B_t, DCK0_B_c	3.0	0.96	10.9	0.96	0.5	16.0
	DCK1_A_t, DCK1_A_c	4.0	0.15	12.3	0.96	0.5	17.5
	DCK1_B_t, DCK1_B_c	4.3	0.15	12.1	0.96	0.5	17.5
NOTE 1 All distances are given in (mm). Refer to DDR5 Clocked Small Outline Dual Inline Memory Module (CSODIMM) Common Specification (JESD324) for length matching rule.							
NOTE 2 The segment lengths are not required to be met.							
NOTE 3 $_t/c$ segment lengths of differential pair to be within +/- 0.1 mm							
NOTE 4 Microstrip sections are converted to equivalent Stripline by dividing by 1.1 for compensation.							
NOTE 5 Via travel is compensated as 1 time the z-axis length of the traveled path less outer layer Cu thickness.							
NOTE 6 All distances can be adjusted as necessary to align clock with Address.							
NOTE 7 Compensated Length to CKD = $TL0/1.1 + Via1 + TL1 + Via2 + TL2/1.1$							

11 Post Clock Net Structure




Figure 6 — Net Structure Routing for Clock to SDRAM Loads - QCK0_[B:A]_t/c

Table 7 — Trace Lengths for Clock to SDRAM Load Net Structures

Raw Card	Signal	TL0 (MS)	Via1	TL1 (SL)	Via2	TL2 (MS)	Comp 1 st DRAM	TL3 (SL)	TL4 (SL)	TL5 (SL)	TL6 (SL)	Comp 5 th DRAM
D0	QCK0_A_t, QCK0_A_c	0.5	0.15	11.8	0.15	0.6	13.2	14.1	21.8	14.1	14.1	77.6
	QCK0_B_t, QCK0_B_c	0.5	0.74	11.2	0.74	0.6	13.6	13.5	14.1	21.8	14.1	77.6

NOTE 1 All distances are given in (mm). Refer to DDR5 Clocked Small Outline Dual Inline Memory Module (CSODIMM) Common Specification (JESD324) for length matching rule.

NOTE 2 The segment lengths are not required to be met.

NOTE 3 _t/c segment lengths of differential pair to be within +/- 0.1 mm

NOTE 4 Microstrip sections are converted to equivalent Stripline by dividing by 1.1 for compensation.

NOTE 5 Via travel is compensated as 1 time the z-axis length of the traveled path less outer layer Cu thickness.

NOTE 6 All distances can be adjusted as necessary to align clock with Address.

NOTE 7 Compensated Length 1st SDRAM = TL0/1.1 + Via1 + TL1 + Via2 + TL2/1.1

NOTE 8 Compensated Length 5th SDRAM = TL0/1.1 + Via1 + TL1 + Via2 + TL3 + TL4 + TL5 + TL6 + TL2/1.1

12 Data Net Structure – DQ, CB, DQS_t, DQS_c, DM_n




Figure 7 — Net Structure Routing for DQ, CB, DQS_t, DQS_c, DM_n

Table 8 — Trace Lengths for DQ[31:00]_A, CB[03:00]_A, DQS[04:00]_t_A, DQS[04:00]_c_A, DM[03:00]_N_A, DQ[31:00]_B, CB[03:00]_B, DQS[04:00]_t_B, DQS[04:00]_c_B, DM[03:00]_N_B

DQ strobes	TL0 (MS)		Via 1	TL1 (SL)		Via 2		TL2 (MS)		Compensated Length To DRAM
	Min	Max		Min	Max	Min	Max	Min	Max	
DQ[07:00]_A, DM00_N_A	2.2	3.1	0.15	10.6	12.2	0.15	0.96	0.6	0.6	15
DQS00_t_A, DQS00_c_A	3.7	3.7	0.96	6.3	6.3	0.15		0.6	0.6	11.3
DQ[15:08]_A, DM01_N_A	2.3	3.1	0.37 0.74	21.1	22.2	0.37	0.74	0.6	0.6	25.5
DQS01_t_A, DQS01_c_A	3.7	3.7	0.74	17.6	17.6	0.74		0.6	0.6	22.9
DQ[23:16]_A, DM02_N_A	2.3	3.1	0.15	11.2	11.2	0.15	0.96	0.6	0.6	14.9
DQS02_t_A, DQS02_c_A	3.7	3.7	0.96	6.2	6.2	0.15		0.6	0.6	11.2
DQ[31:24]_A, DM03_N_A	2.2	3.2	0.37 0.74	20.9	21.4	0.37	0.74	0.6	0.6	25.0
DQS03_t_A, DQS03_c_A	3.7	3.7	0.74	17.2	17.2	0.74		0.6	0.6	22.5
CB[03:00]_A	2.2	3.3	0.37 0.74	21.1	22.5	0.37	0.74	0.6	0.6	25.5
DQS04_t_A, DQS04_c_A	3.7	3.7	0.37	18.1	18.1	0.74		0.6	0.6	23.1
DQ[07:00]_B, DM00_N_B	2.2	3.1	0.15	9.6	11.2	0.15	0.96	0.6	0.6	14.0
DQS00_t_B, DQS00_c_B	3.7	3.7	0.96	5.7	5.7	0.15		0.6	0.6	10.7
DQ[15:08]_B, DM01_N_B	2.3	3.2	0.37 0.74	22.5	23.6	0.37	0.74	0.6	0.6	26.9
DQS01_t_B, DQS01_c_B	3.7	3.7	0.74	19.2	19.2	0.74		0.6	0.6	24.6
DQ[23:16]_B, DM02_N_B	2.3	3.2	0.15	10.3	10.4	0.15	0.96	0.6	0.6	14.0
DQS02_t_B, DQS02_c_B	3.7	3.7	0.96	4.9	4.9	0.15		0.6	0.6	9.9
DQ[31:24]_B, DM03_N_B	2.3	3.1	0.37	23.1	24.2	0.37	0.74	0.6	0.6	27.5
DQS03_t_B, DQS03_c_B	3.7	3.7	0.74	19.1	19.1	0.74		0.6	0.6	24.5
CB[03:00]_B	2.2	3.2	0.37	11.0	11.9	0.37	0.74	0.6	0.6	15.5
DQS04_t_B, DQS04_c_B	3.7	3.7	0.37	10.2	10.2	0.37		0.6	0.6	14.8

NOTE 1 All distances are in (mm).

NOTE 2 Compensated Total Length, $TL0/1.1 + Via1 + TL1 + Via2 + TL2/1.1$, must be kept within a tolerance of ± 1.0 mm. The segment lengths are not required to be met.

13 Address and Command Net Structure Routing




Figure 8 — Net Structure Routing for CA[12:00]_[B:A]

Table 9 — Trace Lengths for Address and Command Net Structures

Raw Card	Signal	TL0 (MS)	Via1	TL1 (SL)	Via2	TL2 (MS)	Comp 1 st DRAM	TL3 (SL)	TL4 (SL)	TL5 (SL)	TL6 (SL)	Comp 5 th DRAM
D0	CA00 (Channel A)	3.9	0.15	23.0	0.15	0.6	27.3	12.8	17.2	12.6	12.8	83.2
	CA00 (Channel B)	2.3	0.15	23.6	0.96	0.6	27.3	12.8	12.8	17.2	13.0	83.2
<p>NOTE 1 All distances are given in (mm). Refer to DDR5 CSODIMM Common Specification (JESD324) for length matching rule.</p> <p>NOTE 2 Compensation 1st DRAM = TL0/1.1 + Via1 + TL1 + Via2 + TL2/1.1</p> <p>NOTE 3 Compensation 5th DRAM = TL0/1.1 + Via1 + TL1 + TL3 + TL4 + TL5 + TL6 + Via2 + TL2/1.1</p> <p>NOTE 4 All distances can be adjusted within these rules.</p> <ul style="list-style-type: none"> - Address routing lengths between the DRAMs (TL3, TL4, TL5, TL6) may be adjusted by +/- 3.0 mm relative to the reference design. - The segment between the via and the DRAM ball (TL2) may also be changed as needed 												

14 Control Net Structure Routing




Figure 9 — Net Structure Routing for CS00_[B:A]_n

Table 10 — Trace Lengths for Control Net Structures

Raw Card	Signal	TL0 (MS)	Via1	TL1 (SL)	Via2	TL2 (MS)	Comp 1 st DRAM	TL3 (SL)	TL4 (SL)	TL5 (SL)	TL6 (SL)	Comp 5 th DRAM
D0	CS0_N (Channel A)	4.5	0.96	21.3	0.15	0.6	27.3	12.8	17.2	12.6	12.8	83.2
	CS0_N (Channel B)	2.4	0.96	22.7	0.96	0.6	27.3	12.8	12.8	17.2	13.0	83.2

NOTE 1 All distances are given in (mm). Refer to DDR5 CSODIMM Common Specification (JESD324) for length matching rule.

NOTE 2 Control routing length may be adjusted as needed to maintain timing to the clock


NOTE 3 Compensation 1st DRAM = TL0/1.1 + Via1 + TL1 + Via2 + TL2/1.1

NOTE 4 Compensation 5th DRAM = TL0/1.1 + Via1 + TL1 + TL3 + TL4 + TL5 + TL6 + Via2 + TL2/1.1

15 DIMM Impedance Profile

Applies to VDD, VDDQ and VPP voltage rails for this raw card.

Frequency ranges f_1 , f_2 , and f_3 are defined as: $f_1 \leq 2$ MHz; $f_2 = 10$ MHz; $f_3 = 20$ MHz



NOTE 1 $Z(f)$ targets for each frequency range (Z_1 , Z_2 , Z_3).

NOTE 2 Z_x is expressed as voltage tolerance based on DRAM input supply tolerances (-3%, +6%)

Figure 10 — DIMM Impedance Profile

Table 11 — Voltage Operating Conditions

DRAM	Symbol	Voltage Spec Freq: DC to 2 MHz				Z(f) Spec Freq: 2 to 10 MHz		Z(f) Spec Freq: 10 to 20 MHz		Notes
		Min (-3%)	Typ	Max (+6%)	Unit	z_{\max}	Unit	z_{\max}	Unit	
Core Power	VPP	1.746	1.8	1.908	V	21.9	mOhm	42.1	mOhm	
Supply voltage	VDDQ	1.067	1.1	1.166	V	4.4	mOhm	7.7	mOhm	
	VDD	1.067	1.1	1.166	V	5.3	mOhm	9.8	mOhm	

NOTE 1 VDDQ must be less than or equal to VDD. VDD must be within 66mV of VDDQ.

NOTE 2 AC parameters are measured separately on VDD and VDDQ.

NOTE 3 DC to 2 MHz voltage range includes all noise at DRAM ball, both DC and AC ripple fluctuations.

NOTE 4 $Z(f)$ is per voltage domain per DRAM device. Per DRAM BGA pin is not required.

NOTE 5 $Z(f)$ does not include the DRAM package and silicon die.

16 ALERT_n and RESET_n Net Structure Routing




Figure 11 — Net Structure Routing for ALERT_n and RESET_n

Table 12 — Trace Lengths for ALERT_n and RESET_n

Raw Card	Signal	Total Etch Length (mm)	R1 (Ω)
D0	ALERT_n	140.9 (include stubs)	47±5%
	RESET_n	178.6 (include stubs)	-
NOTE 1 All distances are given in mm. Length matching is not required but topology must be maintained.			
NOTE 2 The values of R1 may be changed by DIMM manufacturer.			

17 Electrically Induced Physical Damage (EIPD) Protection

Protection is provided to the Vin_bulk rail with a discrete Transient Voltage Suppressor TVS.

The Vin_bulk TVS will be an 0402 (1006 metric) footprint in artwork. The TVS for this raw card is placed near the PMIC. The DIMM supplier selects if the TVS is to be uni-directional or bi-directional. The TVS electrical characteristics to be VRWM minimum of 5.5 V and VRWM nominal of 6 V. Other characteristics to be determined by the DIMM supplier.




Figure 12 — Electrically Induced Physical Damage (EIPD) Protection

See Raw Card D0 registration for placement.

18 DIMM PMIC Configuration

This section defines operating mode, component type and/or values for DIMM VR.




Figure 13 — DIMM PMIC Configuration

Table 13 — RC-D0 VR Settings

PMIC Type	Operation Mode	L1 (VDD)	L2 (VDDQ)	L3 (VPP)	Notes
P5100	Inductor (uH)	0.68 0.47	0.68 0.47	1.0 1.5	
	SWF (kHz)	750 1000 1250	750 1000 1250	750 1000 1250	
NOTE 1 Number of PMIC output capacitor can be determined by DIMM vendors.					
NOTE 2 DIMM vendors may optimize SWF and inductor to optimize product.					

DIMM PMIC Power Up and Power Down Sequencing and Soft Stop Time

Refer to JESD324 for requirements.

19 Function Control Word Programming

The Register is configured through Register Control Words (RCW).

Some of the Control Words are module PCB design specific and must be programmed the same way for all systems. These are the Control Words that are defined in Table 14.

Table 14 — RC D0 – SPD Programming

SPD Byte	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Description
229	0	0	0	0	0	0	1	0	02	VIN_Bulk – TVS
230	0	0	0	0	1	1	1	1	0F	Module Nominal Height (30.00)
231 ¹	0	0	0	0	0	0	0	1	01	Module Thickness (Front 1~2 mm / Back < 1 mm)
232	0	0	0	0	0	0	1	1	03	Reference Raw Card Used – D0
233 ¹	1	0	0	0	0	0	0	1	81	Temperature Grade - XT, No Heat Spreader, Row-1
234	0	0	0	0	0	0	0	0	00	Module Organization – 1Rx8
235	0	0	1	0	1	0	1	0	2A	2 Channels, 4-bit ECC, 32 bit Channel Bus Width
244 ¹	1	0	1	0	0	0	0	0	A0	CKD-RW00: CKD Configuration – Enabled QCK0 only
245 ¹	0	1	0	1	0	1	0	1	55	CKD-RW02 QCK Driver Characteristics – Moderate
246 ¹	0	0	0	0	0	0	0	0	00	CKD-RW03: QCK Output Diff Slew Rate - Moderate
NOTE 1 DIMM vendor has option to update these bytes to optimize product										

20 Cross Section Recommendations

The PCB edge connector contacts shall be gold plated. Any exceptions to these design rules have been identified in the front of this annex.

Table 15 — PCB Fabrication Table

Layer	Layer Description	Single-ended Impedances		Copper (oz)	Dielectric Thickness (μm)
		Trace Width (mm)	Impedance (ohm)		
1	Address (loaded), Other ³	0.080	55±10%	0.3 + Plating	
	DQ, Strobe & Address (unloaded), DCK	0.150	40±10%		
	QCK	0.310	25±15%		
	Dielectric				61
2	GND			0.5	
	Dielectric				76
3	Address (loaded), Other ³	0.065	55±10%	0.5	
	DQ / Strobe & Address (unloaded), DCK	0.120/0.135	40±10%		
	QCK	0.280	25±15%		
	Dielectric				120
4	GND			0.5	
	Dielectric				64
5	Address (loaded), Other ³	0.065	55±10%	0.5	
	DQ / Strobe & Address (unloaded)	0.125/0.135	40±10%		
	QCK	0.290	25±15%		
	Dielectric				360
6	Address (loaded), Other ³	0.065	55±10%	0.5	
	DQ / Strobe & Address (unloaded)	0.125/0.135	40±10%		
	QCK	0.290	25±15%		
	Dielectric				64
7	GND			0.5	
	Dielectric				120
8	Address (loaded), Other ³	0.065	55±10%	0.5	
	DQ & Address (unloaded), DCK	0.120/0.135	40±10%		
	Dielectric				76
9	GND			0.5	
	Dielectric				61
10	Other ³	0.075	55±10%	0.3 + Plating	
	DQ / Strobe & Address (unloaded), DCK	0.150	40±10%		
NOTE 1	The recommended construction and impedance can be found in the PCB Fabrication Table. The values in the table were used in the simulations during development and in the initial DIMMs used to verify operation. Deviations should be kept to a minimum.				
NOTE 2	Clock and Strobe differential impedance is the result of the single ended impedance with spacing in the DIMM design.				
NOTE 3	“Other” refers to signals inclusive of – ALERT_n, RESET_n, Loopback and Sideband				

This page intentionally left blank



Standard Improvement Form**JEDEC Standard No. JESD324-W4-RCD**

The purpose of this form is to provide the Technical Committees of JEDEC with input from the industry regarding usage of the subject standard. Individuals or companies are invited to submit comments to JEDEC. All comments will be collected and dispersed to the appropriate committee(s).

If you can provide input, please complete this form and return to:

JEDEC
Attn: Publications Department
3103 10th Street North
Suite 240S
Arlington, VA 22201

Email: angies@jedec.org

1. I recommend changes to the following:

☐ Requirement, clause _____

☐ Test method number _____ Clause number _____

The referenced clause number has proven to be:

☐ Unclear ☐ Too Rigid ☐ In Error

☐ Other _____

2. Recommendations for correction:

3. Other suggestions for document improvement:

Submitted by

Name: _____

Company: _____

Address: _____

City/State/Zip: _____

Phone: _____

E-mail: _____

Date: _____

